Skip to content
Snippets Groups Projects
Commit 7dd42d61 authored by Mathias Kresin's avatar Mathias Kresin
Browse files

lantiq: add FRITZ7360SL phy reset gpios


Due to a hardware bug of Atheros 8030 phys, the driver need to reset
the phys on link state change.

Use the correct compatible string for the at903x phys connected to
switch port 0 and 1.

Fix the pinmux of the gpio lines connected to the reset pin of the phys
and define the reset-pins to let the driver do the fixups.

Fixes FS#343

Signed-off-by: default avatarMathias Kresin <dev@kresin.me>
parent 9aa420b0
No related branches found
No related tags found
No related merge requests found
...@@ -70,7 +70,7 @@ ...@@ -70,7 +70,7 @@
}; };
phy-rst { phy-rst {
lantiq,pins = "io37", "io44"; lantiq,pins = "io37", "io44";
lantiq,pull = <2>; lantiq,pull = <0>;
lantiq,open-drain; lantiq,open-drain;
lantiq,output = <1>; lantiq,output = <1>;
}; };
...@@ -160,14 +160,12 @@ ...@@ -160,14 +160,12 @@
reg = <0>; reg = <0>;
phy-mode = "rmii"; phy-mode = "rmii";
phy-handle = <&phy0>; phy-handle = <&phy0>;
// gpios = <&gpio 37 GPIO_ACTIVE_LOW>;
}; };
ethernet@1 { ethernet@1 {
compatible = "lantiq,xrx200-pdi-port"; compatible = "lantiq,xrx200-pdi-port";
reg = <1>; reg = <1>;
phy-mode = "rmii"; phy-mode = "rmii";
phy-handle = <&phy1>; phy-handle = <&phy1>;
// gpios = <&gpio 44 GPIO_ACTIVE_LOW>;
}; };
ethernet@2 { ethernet@2 {
compatible = "lantiq,xrx200-pdi-port"; compatible = "lantiq,xrx200-pdi-port";
...@@ -189,11 +187,13 @@ ...@@ -189,11 +187,13 @@
compatible = "lantiq,xrx200-mdio"; compatible = "lantiq,xrx200-mdio";
phy0: ethernet-phy@0 { phy0: ethernet-phy@0 {
reg = <0x00>; reg = <0x00>;
compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22"; compatible = "ethernet-phy-id004d.d076", "ethernet-phy-ieee802.3-c22";
reset-gpios = <&gpio 37 GPIO_ACTIVE_LOW>;
}; };
phy1: ethernet-phy@1 { phy1: ethernet-phy@1 {
reg = <0x01>; reg = <0x01>;
compatible = "lantiq,phy11g", "ethernet-phy-ieee802.3-c22"; compatible = "ethernet-phy-id004d.d076", "ethernet-phy-ieee802.3-c22";
reset-gpios = <&gpio 44 GPIO_ACTIVE_LOW>;
}; };
phy11: ethernet-phy@11 { phy11: ethernet-phy@11 {
reg = <0x11>; reg = <0x11>;
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment